In testing there are two primary domains one is reducing input test data volume and next is reducing the test power consumption. Commonly used test compression method is on-chip decompression logic based on LFSR and compressed test consist of seeds for LFSR. The padding of LFSR seeds is a method to generate higher bits of LFSR by adding extra bits to an existing seed and random test patterns can be generated. Further using modified dual CLCG more randomization is possible and it increases the fault coverage. By using bit swapping LFSR it is possible to reduce the number of transitions that occurs in a scan chain. Bit swapping lfsr is used to produce seeds for modified dual CLCG. Thus the overall switching activities can be reduced which automatically reduce the power consumption. The primary aim is to reduce the test pattern and to increase the fault coverage with low transition bits

Keywords : bit swapping linear feedback shift register, modified dual CLCG.