Authors : Shishir A. Bagal; Saikiran R. Asamwar; Sujal Dhengre

Volume/Issue : Volume 10 - 2025, Issue 2 - February

Google Scholar : https://tinyurl.com/3sb322bv

Scribd : https://tinyurl.com/mrx9s69c

DOI : https://doi.org/10.5281/zenodo.14964543

Abstract : A revolutionary method for designing contemporary digital circuits is the use of hybrid logic in the creation of carry-look ahead adders (CLAs), which combine CMOS and memristor technology. By combining the scalability and dependability of CMOS technology with the special qualities of memristors—such as their small size, low power consumption, and non-volatile nature—this review paper investigates developments in CLA architectures. The compiled studies demonstrate how hybrid memristor-CMOS designs can be used to get around drawbacks in conventional CLA implementations, such as decreased delay, power consumption, and circuit size. New approaches that show notable gains in processing efficiency and integration density include Memristor Ratioed Logic (MRL) and other creative hybrid approaches. These results highlight the potential of hybrid logic in creating carry-lookahead adders for next-generation computing systems that are both high-performing and energy-efficient.

Keywords : CMOS, Memristor, Adder, MRL, CLA

References :

1. P. Shivani Reddy, V. Abhitej, G. Sai Pavan, and C. "A Design of Carry-Lookahead Adder with Improvised Memristor Modelling" Padmini was published in the International Journal of Research in Engineering and Science (IJRES), Volume 9, Issue 7, in 2021.
2. Gongzhi Liu, Lijing Zheng, Guangyi Wang, Yiran Shen, Yan Liang, "A Carry Lookahead Adder Based on Hybrid CMOS-Memristor Logic Circuit", IEEE Access, vol.7, pp.43691-43696, 2019.
3. Shekhawat, K. S., & Sujediya, G. (2017). Design and analysis of RCA and CLA using CMOS, GDI,    TG, and ECRL technology. International Journal of Advanced Engineering Research and Science    (IJAERS), 4(11), 72-78.
4. WAN MOHAMAD SHARIF, Wan Mohd Hashimi et al. “Hybrid memristor-CMOS implementation of              logic gates design using LTSpice”. International Journal of Electrical and Computer Engineering (IJECE), [S.l.], v. 11, n. 3, p. 2003-2010, june 2021. ISSN 2722-2578.
5. S. Kvatinsky, N. Wald, G. Satat, A. Kolodny, U. C. Weiser and E. G. Friedman, "MRL — Memristor  Ratioed Logic," 2012 13th International Workshop on Cellular Nanoscale Networks and    their Applications, Turin, Italy, 2012, pp. 1-6, doi: 10.1109/CNNA.2012.6331426.
6. Yamtim, S., & Tooprakai, S. (2022). Multi-input memristor ratioed logic full adder circuit for efficient processing time. Przegląd     Elektrotechniczny, 98(6), 91-94.
7. Amita, & Sachdeva, N. (2014). Design and       analysis of carry look ahead adder using CMOS technique. IOSR Journal of Electronics and Communication Engineering (IJECE), 9(2),        92-95.
8. M. Teimoory, A. Amirsoleimani, J. Shamsi, A. Ahmadi, S. Alirezaee and M. Ahmadi, "Optimized implementation of memristor-based full adder by material implication logic," 2014 21st IEEE International Conference on Electronics, Circuits and Systems (ICECS), Marseille, France, 2014, pp. 562-565, doi: 10.1109/ICECS.2014.7050047.
9. CHUA, L. O. Memristor: The missing circuit      element. IEEE Transaction on Circuit Theory,              1971, vol. 18, no. 5, p. 507–519. DOI: 10.1109/TCT.1971.1083337.
10. [Ghosh, P.K.; Riam, S.Z.; Ahmed, M.S.; Sundaravadivel, P. CMOS-Based Memristor Emulator Circuits for Low-Power Edge-    Computing Applications. Electronics 2023, 12, 1654. https://doi.org/10.3390/electronics12071654
11. Munisamy, M., & Munisamy, J. (2019). Area & power optimized hybrid CMOS-memristor logic circuit based carry look-ahead adder. International Journal of Advanced Multidisciplinary Scientific Research (IJAMSR), 2(4), 24-30.