VIP Development of SPI Controller for Open-Power Processor based Fabless SoC

Authors : D. Anupriya

Volume/Issue : Volume 7 - 2022, Issue 12 - December

Google Scholar :

Scribd :


Since integrated circuit designs continuously expanding, which makes the verification process more difficult and time-consuming, effective verification of such circuit designs is essential. As a result, a strong testbench structure is required, one that includes major generic verification components that are highly reusable and are simple to adapt to new designs. The UVM hierarchy is one such design capable of realizing testbench architectures with coverage-driven verification environments with CRT (constrained Random Test). According to the verification plan devised following a thorough review of the SPI protocol requirements, the current effort is appropriately concentrated on SPI One Master and Multi Slave protocol verification using UVM. The UVM Testbench concentrates on generating random vectors that are sent to the SPI module or the DUT (Design Under Test). This method aids in verifying the functionality of SPI by making comparisons with the captured response received via scoreboard. By using acceptable or appropriate test cases, Testbench also validates the functionality and distinguishing characteristics of SPI, and at the conclusion of the test, it delivers a cumulative coverage report of the design.

Keywords : UVM, System Verilog, SPI Protocol, Questsim, and EDA-playground mentor.


Paper Submission Last Date
30 - April - 2024

Paper Review Notification
In 1-2 Days

Paper Publishing
In 2-3 Days

Video Explanation for Published paper

Never miss an update from Papermashup

Get notified about the latest tutorials and downloads.

Subscribe by Email

Get alerts directly into your inbox after each post and stay updated.

Subscribe by RSS

Add our RSS to your feedreader to get regular updates from us.