Shift registers are some sort of sequential logic circuitries that are majorly deployed to store data in digital format. In the previous paper , the implementation of a Four bit Parallel in parallel Out (PIPO) shift Register design are showing by use D Flip Flop. D Flip Flop is designing by use NAND Gate. In this Paper, Improving the performance of the D Flip Flop by use Transistor Gating Technique. As Results Session is showing the power Consumption of the NAND Gate. Power Consumption of NAND gate by use normal CMOS Design is 7.9458*〖10〗^(-11) watts while by use Transistor Gating Technique Power Consumption of NAND Gate gets 1.034*〖10〗^(-08)watts. As use proposed NAND Gate Circuit in the PIPO Circuit the power consumption of the circuit gets 1.34*〖10〗^(-03)watts.

Keywords : Power Gating; Clock Gating; Activity-Driven Optimized Clock-gating; Run Time Power Gating; Serial Input Serial Output Shift Register.