Dataflow Computer Architecture Generator using Field Programmable Gate Array


Authors : Katarína Perželová, Branislav Madoš.

Volume/Issue : Volume 3 - 2018, Issue 8 - August

Google Scholar : https://goo.gl/DF9R4u

Scribd : https://goo.gl/oWDXVN

Thomson Reuters ResearcherID : https://goo.gl/3bkzwv

The paper deals with the effort to design dataflow computer architecture generator that is capable to generate dataflow computer architectures in the form of the hardware description in VHDL source code that can be implemented in Xilinx FPGA chip. In this work textual form of the dataflow graph is designed along with the generator which translates this dataflow graph into the description of the computer hardware in VHDL language.

Keywords : Dataflow architecture, dataflow graph, VHDL, FPGA, Xilinx.

CALL FOR PAPERS


Paper Submission Last Date
31 - May - 2022

Paper Review Notification
In 1-2 Days

Paper Publishing
In 2-3 Days

Never miss an update from Papermashup

Get notified about the latest tutorials and downloads.

Subscribe by Email

Get alerts directly into your inbox after each post and stay updated.
Subscribe
OR

Subscribe by RSS

Add our RSS to your feedreader to get regular updates from us.
Subscribe