An Efficient Viterbi Decoder for Low Complexity, High Performance Digital Systems

Authors : Almukhtar Ahmed

Volume/Issue : Volume 5 - 2020, Issue 3 - March

Google Scholar :

Scribd :

The level of circuit performance which can be reached with in certain design time mainly depends on the efficiency of the design methodologies as well as on the design style. In digital design researchers interesting in decrease the consumed power, area as result the speed of the system increases. By using reversible logic which has advantages over traditional one such as decrease gate counts and garbage output in addition to constant inputs. In this paper design of Viterbi decoder based reversible gates is presented and verified using Xilinx.

Keywords : Reversible Gates, Viterbi Decoder, Simulations and Results


Paper Submission Last Date
30 - June - 2023

Paper Review Notification
In 1-2 Days

Paper Publishing
In 2-3 Days

Video Explanation for Published paper

Never miss an update from Papermashup

Get notified about the latest tutorials and downloads.

Subscribe by Email

Get alerts directly into your inbox after each post and stay updated.

Subscribe by RSS

Add our RSS to your feedreader to get regular updates from us.