In this paper, Multiplier is designed efficiently using compactor to make them suitable for diverse speed, low power and compact VLSI implementations. Mainly two conflicts absorbed in VLSI implementation are area and speed. Our proposed design contributes best tradeoff between area and speed. In this paper three steps involved namely generation, reduction and addition. Compactor structure considerably reduces the delay time of the overall system.
Keywords : Addition, Compactor, Generation, Multiplier.