# FIFO Implementation in Manufacturing: Streamlining Production Processes Minimizing Work-in-Progress Inventory

Sami Ahmed<sup>1</sup> Electronics and Communication Engineer Muffakham Jah College of Engineering and Technology Hyderabad, India

Abstract:- This is a template and guidelines for, First In, First Out (FIFO) inventory management technique within manufac-turing settings based on its potential of making production more efficient and with minimal work-in-progress (WIP) inventories. It delves deeper into the theoretical framework that explains FIFO through its inventory concepts and benefits against other management systems. Further, it addresses actual case studies and empirical evidence to validate practical imple-menting outcomes of FIFO in varied manufacturing contexts. [6] The paper elaborates further on how FIFO permits free flow of materials since the oldest inventory is acquired first, thus preventing obsolescence and waste build-up. Further, it establishes that it ensures optimal levels of inventory so that overproduction and excess build up of inventory is avoided. Through synthesis of existing literature and industry insights, the research delivers an explanation regarding the mechanisms by which FIFO improves production efficiency and reduces cycle times.

**Keywords:-** ASIC Design Flow, Artificial Intelligence (AI), Floor Planning, Internet of Things(IoT), Partitioning Simplified Cir-cuits, Physical Designing, RTL Design.

# I. INTRODUCTION

The bottom line of manufacturing remains efficiency and low cost. Such companies are always looking for strategies which help to optimize the production process as much as possible with least waste and better productivity. So, the strategy of inventory management becomes an integral part of these goals because it influences the material movement through the production process [2]. Among the inventory management methods applied, the most commonly used one that helps streamline the production process while reducing WIP inventories is the FIFO approach. FIFO is the principle where old inventory is consumed or sold before new inventory, meaning that goods must be consumed in the order received. Even though FIFO has been considered one of the funda-mental principles of inventory management for decades, its application within manufacturing environments has recently received growing attention. It is more clearly evident today with companies striving to optimize their supply chains, reduce holding costs, and generally operate more efficiently. The implementation of FIFO in manufacturing involves the strate-gic reevaluation of Mohammed Abdul Raheem<sup>2</sup> Professor of Electronics and Communication Department Muffakham Jah College of Engineering and Technology Hyderabad, India

inventory control practices, production scheduling, and material flow management. Manufacturers have several key objectives by following the FIFO principle: they minimize obsolescence through the use of older inventory items before newer items, reduce excess inventory carrying costs, and keep overall production efficient with a smooth material flow.

# II. LITERATURE SURVEY

The use of First In, First Out (FIFO) inventory management in manufacturing has always been of great interest to both researchers and practitioners. This literature review will discuss existing studies and insights about the implementation of FIFO in a manufacturing environment with an emphasis on how it streamlines the production process and minimizes WIP inventories. [13]

# > Theoretical Background:

Research works in the area of FIFO in inventory management have deeply covered its theoretical foundation. In this study we established the economics with which FIFO operates. To explain, we presented ways in which FIFO ensures cost consis-tency and minimizes holding costs. Based on this foundation, current researchers have further analyzed how the adoption of FIFO procedures would significantly impact the manufacturing operations. [15]

# Benefits of FIFO Implementation:

Numerous studies have highlighted the benefits of implement-ing FIFO in manufacturing settings have been demonstrating that FIFO leads to lower holding costs and reduced risk of inventory obsolescence. Similarly,this research [5], empha-sized the positive impact of FIFO on production efficiency, citing improved material flow and reduced cycle times as key advantages.

# Practical Applications and Case Studies:

Empirical research and case studies have provided valuable insights into the practical implications of FIFO implementa-tion in manufacturing [12] demonstrating its effectiveness in reducing WIP inventories and improving overall operational efficiency.

# > Challenges and Considerations:

Despite the benefits, the implementation of FIFO in manu-facturing is not problem-free. Some factors that hinder the effective implementation of FIFO practices have been

#### Volume 10, Issue 1, January – 2025

# ISSN No:-2456-2165

found by researchers to include logistical complexities, cultural re-sistance, and technological limitation, identified some of the main challenges manufacturers face in implementing FIFO as problems with inventory tracking and coordination.

There are many ways in which the future work and practical advice to manufacturers wanting to implement FIFO in their operations. [11] These include the development of advanced inventory management systems, the integration of emerging technologies such as Internet of Things (IoT) and Artificial Intelligence (AI), and the implementation of robust change management strategies. Additionally, there is a need for further empirical research to assess the long-term impacts of FIFO implementation on manufacturing performance and competi-tiveness.

# III. METHODOLOGY

This thesis aims to implement the RTL to GDSII flow for a FIFO system core. The design process employs a 45nm technology library, including slow.lib and fast.lib files, a library exchange file (.lef), Synopsys design constraints (.sdc) file, and various scripts for synthesis, static timing analysis, and physical design. [9] In the frontend phase, the functionality of the RISC-V processor was verified using the NC Launch simulator tool by Cadence.

Following verification, the Cadence Genus tool generate's the gate-level netlist. The backend physical design was carried out with the Cadence Innovus tool, involving steps like floor-planning, partitioning, placement, and Partitioning routing. simplified complex circuits, floorplanning assigned boundaries to all blocks, placement arranged standard cells in the core area, and routing established connections according to the netlist. [3]. Performance was analysed and optimised in both pre-CTS and post-CTS stages. This work encompasses both the frontend and backend aspects of the RTL to GDSII flow, as shown in Figure 1.

#### A. Simulation

The simulation is carried in the Xcelium, Xcelium is the engine that performs the actual simulation, while NCLaunch provides the front-end interface for user interaction and control. Required files are: Register Transfer Level (RTL) code: This is the high-level description of the circuit's behaviour, written in a hardware description language (HDL) like Verilog or VHDL. [7] Testbench: This is a separate HDL file that generates input signals and checks the output responses of the design under test (DUT). It simulates the environment in which the DUT will operate. The typical simulation flow involves the following steps: Compilation: The RTL design and testbench are compiled into an executable simulation model. • Elaboration: The simulation model is linked with the standard cell libraries and technology libraries. • Simulation: The testbench generates stimuli, the DUT responds, and the outputs are compared with expected results. • Debugging: If errors or violations are detected, the design is debugged and modified. • Regression: The

simulation is repeated with different testbenches to ensure the design's robustness under various scenarios.

https://doi.org/10.5281/zenodo.14651164



Fig 1 ASIC Design Flow

#### B. Synthesis

The synthesis process, executed using the Genus tool, transforms the register transfer logic (RTL) design into a gate level netlist. This transformation requires RTL code, Synopsys Design Constraints (SDC) file, and a TCL script to automate the entire flow. The resulting gate-level netlist, along with a modified SDC file, serves as input to the physical design process. [1].Additionally, the synthesis tool generates reports on timing, area, and power to evaluate the design's performance at the gate level.

https://doi.org/10.5281/zenodo.14651164



Fig 2 Aggregate Comparison Table of FIFO and LIFO



Fig 3 Sales Comparison Table of FIFO and LIFO



Fig 4 Sales Comparison Table of FIFO and LIFO



Fig 5 Block Diagram of FIFO

# C. Physical Design

The Cadence Innovus tool provides the physical design process, with gate-level placement and routing of a Verilog netlist. The Innovus places standard cells, performs power routing, and produces comprehensive reports on timing, area, power, and design rule checks. All the above inputs go into this flow, including gate-level netlist, technology library files (.lib and.lef), Synopsys Design Constraints (SDC) from synthesis tool Genus, and the TCL script used to start up the design load-up. The process has optimization in both pre and post-CTS steps, for which reports come at each of the steps along with timing, area, and power metrics. The final GDSII file is generated for the FIFO processor, which is a standard format for integrated circuit layout data, upon completion of post-layout STA. [6]

Waveform 1 - SanVisio	on													- • ×
Elle Edit View Explore P	iogal Singlation	Spindows Help									_			cădence'
88 BB 00	XODX	3 3 C n - 6 B H-								1	· 🔶 **	·	6, 32 31	
Search Names: Signal +	1 10. 11	Search Times: Value *	× 0. 0.											
P. Tanas	pr- 824	<b>•.</b> 171						882		actional - 0	Tine 5	Ph [396,000	ps 400,00 m	9. * * * H
and a fundated	There is a second secon	101						10.12 - 50						
The Carsor-Baseline #++400,000	lpe												Tana	- 468 Office
oft Name	0* Cunst 0*	397,008ps		. 139	0,000ps				389,080;	н.				
E PARTIE	~# +8_000	48,000								_				
10 10 10 10 10 10 10 10 10 10 10 10 10 1	2,11													
B MAATE	13.46													
U	4													
-@ 10_M	4													
- Stajone for	4													
	4													
the production	1	13												
B-Constants	107 - 5 340	IES a li hital												
8-5 0450	5.11	18												
	4													
	3													
8- 💁 vidz(51)	78-12	13												
- Area	4													
		K.IO	F-00,008			p08,0	000			[308,080				400,000
0 > -														CRIMITS INNERS

Fig 6 Simulation Diagram

https://doi.org/10.5281/zenodo.14651164



# Fig 7 Synthesis diagram



Fig 8 Physical Design

# Volume 10, Issue 1, January – 2025

### International Journal of Innovative Science and Research Technology

ISSN No:-2456-2165

https://doi.org/10.5281/zenodo.14651164

Table 1 Comparative Analysis									
Timing	Power	<b>Observed Timing</b>	<b>Referred Timing</b>	<b>Observed Power</b>	<b>Referred Power</b>				
Minimum Period	Total Internal Power	6.809 ns	4.907 ns	0.04 W	0.03 W				
Minimum Input Period									
before Arrival Clock Time	Total Switching Power	7.537 ns	8.134 ns	0.005 W	0.004 W				
Minimum Output Required									
time after Clock	Total Leakage Power	4.620 ns	6.874 ns	0.000002 W	0.000031 W				
Speed Grade	Total Power	-4	-4	0.00517 W	0.00638 W				

rootscient	24 momencad			-98
Ble Edit Wey	w Jerminal Tales H	99		
2024-May-09 1 2024-May-09 1 2024-May-09 1 Celculet	4:58:38 (2024-May- 4:58:38 (2024-May- 4:58:38 (2024-May- 4:58:38 (2024-May- ing internal and 1	09 09:28:38 GMT1: 38% 09 09:28:38 GMT1: 48% 09 09:28:38 GMT1: 56% eakage power		
the default	rail.	we following cert(s) (	wer_tevel cannot be mapped. Check if the connections of the power/ground pin to the external raits have been	specifies, the power will be distributed to
POWER LEVEL	CELL		INSTANCE	
VDD	TBUFX1		ter bb	
VTD	SOFFFHUX1		count real@l	
2024-May-09 1	4:58:38 (2024-May-	09 09:28:38 GMT1: 66%		
2028-May-09 1	4:58:38 (2624-May-	09 09:28:38 GMT): 70%		
OTV	DWVX1		1769	
VED	XND#2X1		1837	
100	NAND2BK1		1641	
2624-May-09 1	4:58:38 (2024-May-	09 09:28:38 GMT): 80%		
2024-Hay-09 1	4:58:38 (2024-May-	09 09:28:38 GMT): 90%		
VDD	X0#2XL		1650	
ADD.	RAND2X1		1851	
Finished Calc	ulating sover			
2024-May-09 1	4:58:38 (2024-May-	09 09:28:38 GMT1		
Ended Power C	omputation: (cpu-0	:00:00, real=0:00:00,	em[precess/total]=849.8848/849.8848]	
Regin Process	ing User Attribute	5		
Ended Process	ing User Attribute	s: (cpu=0:00:00, real	:80:00, mem(process/total)=649.8495/849.8495)	
Ended Power &	nalysis: (cpu=0:00	:00, real=0:00:00, me	process/total)=849.85%8/849.65M8)	
Begin Static	Power Report Gener	ation		
*				
Total Power				
Total Interna	il Pawer: 0.	00460547 8	A915	
Total Switchi	ng Power: 0.	00056328 10	915	
Total Leanage Total Power:	Power: 0. 8,	00000205 0	12995	
** MARN: (VD	LTUS_PONR-2041): T	here are some instance	in the design which are not connected to any power or ground nets.	
These instance	es will be added t	a default power/group	mil uti films.	
ase respond	CTRC witch-Littlew	comana to der ove th	of instants.	
Ended Static mem(process/t	Power Report Gener otal)=050.13M0/050	ation: (cpu+0:00:00, .13ND)	17=0:00;00,	
Reals Frantis				
Ended Creatin	g Ginery Petubase	(crowledge and d	k-100	
nen(process/t	otal)=050.21M2/050	.2149)	Terre .	
	17 18 02 18 02 00 00 00			
output file 1	s ./runl/counter.r	pt		

Fig 9 Results of the Experiment



# Fig 10 Various Applications of FIFO

### Experimental Results

The simulation of FIFO is first done to empirically assess the impact of FIFO implementation in manufacturing, a series of experiments were conducted in a simulated production environment. The experiments aimed to measure changes in production efficiency, work-in-progress (WIP) inventories, and overall operational performance following the adoption of FIFO principles. [8]

The following is the simulation waveform of FIFO given in the figure 6 Utilising the Cadence Genus synthesis tool, a gate-level netlist was derived from a functionally validated RTL de-sign, incorporating a 45 nm technology library and design constraints. This process yielded various reports, including a Synopsys Design Constraint (.sdc) file. Figure 4 illustrates the synthesised top-level schematic of the FIFO processor, featuring program counter, register, instruction, and ALU blocks.

# IV. RESULT ANALYSIS

The results analysis primarily focuses on power and timing throughout the design flow as referred in Table I Power analysis includes various power reports, while timing analysis encompasses arrival time and slack. [4]

# V. CONCLUSION

The findings of this research underscore the significant impact of First In, First Out (FIFO) implementation in manufacturing environments.

F F GI(t) = F F GI(t-1) + P rod(t) - SoldF(t)Inv(t)(1)

P F GI(t) = P F GI(t-1) + HeldInv(t) - SoldP.Inv(t)(2)

$$P F GI(t) = P F GI(t-1) + HeldInv(t) - SoldP.Inv(t)$$
(3)

As we can see in equation (1), through a comprehensive ex-amination of theoretical frameworks, empirical evidence, and experimental results, we get the equation(2), equation(3), this study has demonstrated FIFO principles in streamlining pro-duction processes and minimising work-in-progress (WIP) inventories. [14] The empirical experiments conducted in simulated production environments have provided compelling evidence of the tangible benefits of FIFO implementation. Im-proved production efficiency, reduced cycle times, and lower WIP inventory levels are among the key outcomes observed following the adoption of FIFO practices. These findings not only reaffirm the theoretical advantages of FIFO but also offer practical insights for manufacturers seeking to enhance their inventory management practices and optimise production performance. [10]

# ACKNOWLEDGEMENT

The author would like to thank Mohammed Abdul Raheem, Professor Electronics and Communication Department, for their time to time and proper guidance, continuous support and engagement in this research.

# REFERENCES

https://doi.org/10.5281/zenodo.14651164

- [1]. S. Abdel-hafeez and A. Gordon-Ross. Reconfigurable fifo memory circuit for synchronous and asynchronous communication. International Journal of Circuit Theory and Applications, 49(4):938–952, 2021.
- [2]. R. Agarwal. Strategies for efficient stores management and warehousing: A comparative perspective.
- [3]. B. K. BABU and V. N. RANI. Implementation of a low power fifo based bist process for cut. 2016.
- [4]. V. Bernier and Y. Frein. Local scheduling problems submitted to global fifo processing constraints. International journal of production research, 42(8):1483–1503, 2004.
- [5]. P. L. Ching, J. E. Mutuc, and J. A. Jose. Assessment of the quality and sustainability implications of fifo and lifo inventory policies through system dynamics. Advances in Science, Technology and Engineering Systems, 4(5):69–81, 2019.
- [6]. N. Gopal. Router 1x3–rtl design and verification. International Journal of Engineering Research and Development, 11(09):62–71, 2015.
- [7]. V. K. Mishra, C. Rajendran, F. Lenher, A. S. Suryanarayana Murty, A. Balakrishnan, A. Jina, and H. Pallath. Optimization of network plan-ning in a real-life vehicle logistics distribution system. In International Conference on Data Analytics in Public Procurement and Supply Chain, pages 9–16. Springer, 2022.
- [8]. D. S. Pandey and N. Raut. Inventory management by using fifo system. Asian Journal of Science and Technology, 7(2), 2016.
- [9]. H. T. Sadiah, D. H. Purnama, and M. S. N. Ishlah. Implementation of the first in first out (fifo) algorithm in the sandal and shoe product inventory (stock) application. International Journal of Quantitative Research and Modeling, 5(1):31–39, 2024.
- [10]. A. Saxena, A. Bhatt, P. Gautam, P. Verma, and C. Patel. High performance fifo design for processor through voltage scaling technique. Indian Journal of Science and Technology, 9(45):1–5, 2016.
- [11]. C. Saygin, F. Chen, and J. Singh. Real-time manipulation of alternative routeings in flexible manufacturing systems: a simulation study. The International Journal of Advanced Manufacturing Technology, 18:755–763, 2001.
- [12]. M. Setak, M. Habibi, H. Karimi, and M. Abedzadeh. A time-dependent vehicle routing problem in multigraph with fifo property. Journal of Manufacturing Systems, 35:37–45, 2015.
- [13]. G. M. P. Tanaka and H. Respati. Cost of inventory calculation analysis using the fifo and lifo methods. Journal of Business Management and Economic Research, 5(4):109–120, 2021.
- [14]. M. C. Utami, D. R. Sabarkhah, E. Fetrina, and M. Q. Huda. The use of fifo method for analysing and designing the inventory information system. In 2018 6th International Conference on Cyber and IT Service Management (CITSM), pages 1–4. IEEE, 2018.

Volume 10, Issue 1, January – 2025

ISSN No:-2456-2165

[15]. A. S. Yadav, K. K. Bansal, S. A. Shivani, and R. Vanaja. Fifo in green supply chain inventory model of electrical components industry with distribution centres using particle swarm optimization. Adv Math Sci J, 9(7):5115–5120, 2020.